* Cantinho Satkeys

Refresh History
  • cereal killa: ghyt74 e continuaçao bom sao joao  wwd46l0'
    24 de Junho de 2026, 12:16
  • JP: try65hytr Pessoal  4tj97u<z 2dgh8i k7y8j0 xe4s
    24 de Junho de 2026, 04:05
  • FELISCUNHA: ghyt74   4tj97u<z e bom São João  h7i37
    23 de Junho de 2026, 10:55
  • j.s.: dgtgtr a todos  49E09B4F
    20 de Junho de 2026, 15:51
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    20 de Junho de 2026, 11:31
  • JP: try65hytr Pessoal  4tj97u<z 2dgh8i k7y8j0
    19 de Junho de 2026, 04:41
  • romi: Beleza
    19 de Junho de 2026, 04:28
  • cereal killa: try65hytr pessoal  2dgh8i
    18 de Junho de 2026, 23:28
  • JP: dgtgtr Pessoal  2dgh8i k7y8j0 r4v8p
    18 de Junho de 2026, 19:48
  • joaozinho_bosco: boas tardes.......há quanto tempo
    18 de Junho de 2026, 14:35
  • j.s.: dgtgtr a todos  49E09B4F
    16 de Junho de 2026, 18:24
  • JP: try65hytr Pessoal  2dgh8i k7y8j0 classic
    16 de Junho de 2026, 05:44
  • j.s.: bom fim de semana  4tj97u<z
    13 de Junho de 2026, 11:23
  • j.s.: ghyt74 a todos  49E09B4F
    13 de Junho de 2026, 11:23
  • JP: try65hytr A Todos  4tj97u<z 2dgh8i k7y8j0 r4v8p
    12 de Junho de 2026, 05:28
  • JP: try65hytr Pessoal  2dgh8i k7y8j0 yu7gh8
    10 de Junho de 2026, 03:47
  • j.s.: passem por aqui [link]
    09 de Junho de 2026, 20:57
  • j.s.: um anonimo contribuiu com €10,00  h7t45
    09 de Junho de 2026, 20:56
  • j.s.: try65hytr a todos  49E09B4F
    09 de Junho de 2026, 20:56
  • m1957: Vamos todos colaborar para que o forum continue! Bom fim de semana.
    06 de Junho de 2026, 02:24

Autor Tópico: FPGA Embedded Design, Part 3 - EDA Tools  (Lida 339 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Offline mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 133947
  • Karma: +0/-0
FPGA Embedded Design, Part 3 - EDA Tools
« em: 07 de Abril de 2021, 11:36 »
MP4 | Video: h264, 1280x720 | Audio: AAC, 44100 Hz
Language: English | Size: 1.17 GB | Duration: 2h 57m

What you'll learn
Apply your Verilog knowledge to real applications with FPGAs.
Vivado Studio, by Xilinx
Quartus Prime, by Intel
EDA Playground, by Doulos
LabsLand, a remote lab platform
Requirements
This course is part of the FPGA Embedded Design series, by Closure Laboratories
Basic knowledge of Hardware Description languages like Verilog or VHDL is expected. Consider taking our course FPGA Embedded Design, Part 1: Verilog
Basic FPGA design. Consider taking our course FPGA Embedded Design, Part 2: Basic FPGA Training
Description
It's time to learn more about FPGA IDEs!

In this third part of the FPGA Embedded Design series, we'll get our hands on four different EDA Tools to bring our designs to life.

We'll use four different development tools, and you may follow along with either of them. You may also use an FPGA development board to get the most out of your IDE. We recommend wither the DE0-CV, with a Cyclone V FPGA from Altera/Intel, or the BASYS3, with an Artix7 FPGA from Xilinx.

This course consists of two main parts:

EDA Tools overview, where we'll cover what EDA Tools are, several examples of commercial and non-commercial tools available.

Hands-On Training, where we'll give you a walkthrough of each of the following tools: Quartus Prime (by Intel), EDA Playground (by Doulos), Vivado Design Suite (by Xilinx), and LabsLand (a remote Lab tool).

What are you waiting for? Let's have some fun!!!

Who this course is for:
Developers curious about FPGA Design.
Embedded Engineers who want to learn about FPGAs.
This course is not for experienced embedded engineers specialized in FPGAs.

Screenshots


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction