* Cantinho Satkeys

Refresh History
  • FELISCUNHA: ghyt74  pessoal  4tj97u<z
    21 de Abril de 2025, 10:38
  • cereal killa:
    19 de Abril de 2025, 21:17
  • j.s.: tenham uma Santa e Feliz Páscoa  49E09B4F 49E09B4F 49E09B4F
    19 de Abril de 2025, 18:19
  • j.s.:
    19 de Abril de 2025, 18:19
  • j.s.: dgtgtr a todos  4tj97u<z 4tj97u<z
    19 de Abril de 2025, 18:15
  • FELISCUNHA: Uma santa sexta feira para todo o auditório  4tj97u<z
    18 de Abril de 2025, 11:12
  • JPratas: try65hytr Pessoal  4tj97u<z classic k7y8j0
    18 de Abril de 2025, 03:28
  • cereal killa: try65hytr malta  classic 2dgh8i
    14 de Abril de 2025, 23:14
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  101041
    13 de Abril de 2025, 11:45
  • j.s.: e um bom domingo de Ramos  43e5r6 43e5r6
    11 de Abril de 2025, 21:02
  • j.s.: tenham um excelente fim de semana  49E09B4F
    11 de Abril de 2025, 21:01
  • j.s.: try65hytr a todos  4tj97u<z
    11 de Abril de 2025, 21:00
  • JPratas: try65hytr  y5r6t Pessoal  classic k7y8j0
    11 de Abril de 2025, 04:15
  • JPratas: dgtgtr A Todos  4tj97u<z classic k7y8j0
    10 de Abril de 2025, 18:29
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    09 de Abril de 2025, 11:59
  • cereal killa: try65hytr pessoal  2dgh8i
    08 de Abril de 2025, 23:21
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  43e5r6
    06 de Abril de 2025, 11:13
  • cccdh: Ola para todos!
    04 de Abril de 2025, 23:41
  • j.s.: tenham um excelente fim de semana  49E09B4F
    04 de Abril de 2025, 21:10
  • j.s.: try65hytr a todos  4tj97u<z
    04 de Abril de 2025, 21:10

Autor Tópico: FPGA Embedded Design, Part 3 - EDA Tools  (Lida 112 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Online mitsumi

  • Moderador Global
  • ***
  • Mensagens: 119389
  • Karma: +0/-0
FPGA Embedded Design, Part 3 - EDA Tools
« em: 07 de Abril de 2021, 11:36 »
MP4 | Video: h264, 1280x720 | Audio: AAC, 44100 Hz
Language: English | Size: 1.17 GB | Duration: 2h 57m

What you'll learn
Apply your Verilog knowledge to real applications with FPGAs.
Vivado Studio, by Xilinx
Quartus Prime, by Intel
EDA Playground, by Doulos
LabsLand, a remote lab platform
Requirements
This course is part of the FPGA Embedded Design series, by Closure Laboratories
Basic knowledge of Hardware Description languages like Verilog or VHDL is expected. Consider taking our course FPGA Embedded Design, Part 1: Verilog
Basic FPGA design. Consider taking our course FPGA Embedded Design, Part 2: Basic FPGA Training
Description
It's time to learn more about FPGA IDEs!

In this third part of the FPGA Embedded Design series, we'll get our hands on four different EDA Tools to bring our designs to life.

We'll use four different development tools, and you may follow along with either of them. You may also use an FPGA development board to get the most out of your IDE. We recommend wither the DE0-CV, with a Cyclone V FPGA from Altera/Intel, or the BASYS3, with an Artix7 FPGA from Xilinx.

This course consists of two main parts:

EDA Tools overview, where we'll cover what EDA Tools are, several examples of commercial and non-commercial tools available.

Hands-On Training, where we'll give you a walkthrough of each of the following tools: Quartus Prime (by Intel), EDA Playground (by Doulos), Vivado Design Suite (by Xilinx), and LabsLand (a remote Lab tool).

What are you waiting for? Let's have some fun!!!

Who this course is for:
Developers curious about FPGA Design.
Embedded Engineers who want to learn about FPGAs.
This course is not for experienced embedded engineers specialized in FPGAs.

Screenshots


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction