* Cantinho Satkeys

Refresh History
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    21 de Agosto de 2026, 11:28
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0 classic
    21 de Agosto de 2026, 05:22
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0 43e5r6
    17 de Agosto de 2026, 04:09
  • j.s.: dgtgtr a todos  49E09B4F
    15 de Agosto de 2026, 15:07
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    15 de Agosto de 2026, 11:45
  • Alberto: Revistas
    15 de Agosto de 2026, 05:32
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0
    14 de Agosto de 2026, 05:05
  • j.s.: try65hytr try65hytr a todos  49E09B4F 49E09B4F
    11 de Agosto de 2026, 20:26
  • JP: try65hytr Pessoal 2dgh8i k7y8j0 r4v8p
    11 de Agosto de 2026, 04:30
  • FELISCUNHA: ghyt74   4tj97u<z  votos de um santo domingo para todo o auditório  101041
    09 de Agosto de 2026, 11:37
  • cereal killa: ghyt74 e bom fim de semana com muita chupadelas  r4v8p p0i8l
    08 de Agosto de 2026, 11:35
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana   4tj97u<z
    07 de Agosto de 2026, 11:56
  • JP: try65hytr Pessoal  2dgh8i k7y8j0 43e5r6
    07 de Agosto de 2026, 05:31
  • j.s.: dgtgtr a todos  49E09B4F 49E09B4F
    05 de Agosto de 2026, 13:50
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    05 de Agosto de 2026, 11:22
  • JP: dgtgtr Pessoal  4tj97u<z 2dgh8i k7y8j0
    03 de Agosto de 2026, 18:43
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana  4tj97u<z
    01 de Agosto de 2026, 12:21
  • JP: try65hytr A Todos  4tj97u<z 2dgh8i k7y8j0 yu7gh8
    31 de Julho de 2026, 05:35
  • j.s.: ghyt74 a todos
    30 de Julho de 2026, 09:51
  • FELISCUNHA: ghyt74  pessoal  49E09B4F
    29 de Julho de 2026, 10:49

Autor Tópico: Learn VHDL from the beginning for FPGA and CPLD development  (Lida 335 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Offline mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 134901
  • Karma: +0/-0
MP4 | Video: h264, 1280x720 | Audio: AAC, 44100 Hz
Language: English | Size: 4.35 GB | Duration: 10h 16m

In this course you will learn how to write VHDL code for FPGAs/CPLDs No prior VHDL or FPGA knowledge is needed. This course is designed from the basic elements you need to know about VHDL code. The course built in such way that you will learn first about the FPGAs and CPLDs structure so you will have a basic knowledge what are you going to do when you are writing a VHDL code.
We will go through all the basic elements of the VHDL code Starting from the VHDL code structure of a basic code to the structure of more advanced coding. After learning about the structure you will learn about the data types, VHDL basic design units, VHDL advanced design units, VHDL statements format.
You will learn about the Clock and Resets of the FPGA and how to use them FPGAs/CPLDs are actual components that receiving real signals from the outside world. Some of them will be synchronized signals that has a clock. You will learn how to use the clocks and the resets to sample new data and create data/communication with the outside world.
The course contains over 50 lectures that will teach you the syntax of the VHDL code
In the end of the course we will complete together 6 Exercises You will learn how to code the VHDL by practice. Starting from the most basic VHDL code with Increasing task difficulty enhances I will show you in these videos how to write the code in the right way.
In the end of the course I will upload the last exercise code to a real FPGA! (with my Xilinx development board) I will also show you in real-time how I can debug the code with a real time debugger which is the Integrated logic analyzer of Xilinx.
This Course was made for all levels by a professional electronic and computer engineer. with a huge experience with FPGAs of all of the companies in the market.

Screenshots


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction