* Cantinho Satkeys

Refresh History
  • yaro-82: 1994
    07 de Setembro de 2025, 16:49
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  43e5r6
    07 de Setembro de 2025, 10:52
  • j.s.: tenham um excelente fim de semana  49E09B4F
    06 de Setembro de 2025, 17:07
  • j.s.: dgtgtr a todos  4tj97u<z
    06 de Setembro de 2025, 17:07
  • FELISCUNHA: Boa tarde pessoal  49E09B4F bom fim de semana  htg6454y
    05 de Setembro de 2025, 14:53
  • JPratas: try65hytr A Todos  4tj97u<z classic k7y8j0
    05 de Setembro de 2025, 03:10
  • cereal killa: dgtgtr pessoal  4tj97u<z
    03 de Setembro de 2025, 15:26
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    01 de Setembro de 2025, 11:36
  • j.s.: de regresso a casa  535reqef34
    31 de Agosto de 2025, 20:21
  • j.s.: try65hytr a todos  4tj97u<z
    31 de Agosto de 2025, 20:21
  • FELISCUNHA: ghyt74   49E09B4e bom fim de semana  4tj97u<z
    30 de Agosto de 2025, 11:48
  • henrike: try65hytr     k7y8j0
    29 de Agosto de 2025, 21:52
  • JPratas: try65hytr Pessoal 4tj97u<z 2dgh8i classic k7y8j0
    29 de Agosto de 2025, 03:57
  • cereal killa: dgtgtr pessoal  2dgh8i
    27 de Agosto de 2025, 12:28
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  4tj97u<z
    24 de Agosto de 2025, 11:26
  • janstu10: reed
    24 de Agosto de 2025, 10:52
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    23 de Agosto de 2025, 12:03
  • joca34: cd Vem dançar Kuduro Summer 2025
    22 de Agosto de 2025, 23:07
  • joca34: cd Kizomba Mix 2025
    22 de Agosto de 2025, 23:06
  • JPratas: try65hytr A Todos e Boas Férias 4tj97u<z htg6454y k7y8j0
    22 de Agosto de 2025, 04:22

Autor Tópico: Xilinx VIVADO Beginner Course for FPGA Development in VHDL  (Lida 296 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Offline mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 124987
  • Karma: +0/-0

Xilinx VIVADO Beginner Course for FPGA Development in VHDL
h264, yuv420p, 1280x720|ENGLISH, aac, 48000 Hz, 2 channels | 5h 03 mn | 329.23 MB
Created by: Digitronix Nepal

Learn how to Create VHDL Design,Simulation Testbench & Implementation with Xilinx VIVADO & FPGA: from Basic to Advanced.

What you'll learn

Idea of VHDL Programming , VIVADO Design Methodology and Designing/Implementing Design in Zynq FPGA-ZedBoard
Use fundamental VHDL constructs to create simple designs. Understanding the Conditional Statements in VHDL.
Design Simulation testbench on VHDL and simulating the designs.
Design with structural design methodology on VHDL.
Designing Decoder, Adder, Register and Counter in VHDL and Implementing in ZedBoard
Implementing State Machine in VHDL; Designing/Implementing Sequence Detector

Requirements

Basic idea of VHDL
Idea of VIVADO Design Suit and Zynq 7000 Architecture
FPGA Design Methodology Basic
We have included all the basics of VHDL, VIVADO and Zynq in this Course, So No Worries!!!

Description

"Learn VIVADO Development from Basic to Intermediate Level!!!"

This Course is of VHDL Programming from Basic (logic gate design) to Advance Design (Structural Design and State Machine Design). After completing the course student will get idea of VHDL programming design methodology, VIVADO Design Flow, Zynq Architecture, Creating Simulation Testbench, Conditional Statements, Combinational Circuit Design with VHDl, Sequential Circuit Design, Structural Design in VHDL and State Machine Design in VHDL.

In each section we have included Lab session on VIVADO which have been implemented on Zynq Board (i.e ZedBoard) FPGA, so Student will get complete design skill on VHDL with VIVADO.

You guys can Learn the course while using ISE Design Suit.While VIVADO is successor of ISE so this Course and VHDL Design Methodology is same for ISE based design so do not scare about VIVADO because of it just a latest version of Design tool than ISE.
Who this course is for:

Electronics Engineering
Computer Science
Electrical Engineering
Robotics Enthusiast
Embedded System

Screenshots


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction