* Cantinho Satkeys

Refresh History
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  101041
    02 de Novembro de 2025, 11:58
  • j.s.: tenham um excelente domingo  49E09B4F
    02 de Novembro de 2025, 11:27
  • j.s.: ghyt74 a todos  4tj97u<z
    02 de Novembro de 2025, 11:26
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    01 de Novembro de 2025, 11:04
  • JPratas: try65hytr Pessoal  2dgh8i classic k7y8j0 yu7gh8
    31 de Outubro de 2025, 04:19
  • j.s.: try65hytr a todos  4tj97u<z
    30 de Outubro de 2025, 18:51
  • FELISCUNHA: ghyt74  pessoal  49E09B4F
    30 de Outubro de 2025, 11:38
  • haruri: Delta
    29 de Outubro de 2025, 07:54
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    25 de Outubro de 2025, 12:03
  • JPratas: try65hytr Pessoal  2dgh8i k7y8j0 yu7gh8
    24 de Outubro de 2025, 03:28
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  4tj97u<z
    19 de Outubro de 2025, 11:16
  • j.s.: tenham um excelente domingo  43e5r6 49E09B4F
    19 de Outubro de 2025, 10:32
  • j.s.: ghyt74 a todos  4tj97u<z
    19 de Outubro de 2025, 10:32
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana  4tj97u<z
    17 de Outubro de 2025, 12:08
  • JPratas: try65hytr Pessoal  4tj97u<z htg6454y k7y8j0
    17 de Outubro de 2025, 03:34
  • j.s.: dgtgtr a todos  4tj97u<z
    15 de Outubro de 2025, 15:12
  • FELISCUNHA: ghyt74  pessoal  49E09B4F
    15 de Outubro de 2025, 11:56
  • Radio TugaNet: boas tardes
    14 de Outubro de 2025, 13:14
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana  4tj97u<z
    11 de Outubro de 2025, 12:06
  • JPratas: try65hytr Pessoal  49E09B4F 2dgh8i k7y8j0 yu7gh8
    10 de Outubro de 2025, 03:59

Autor Tópico: Xilinx VIVADO Beginner Course for FPGA Development in VHDL  (Lida 312 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Online mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 126273
  • Karma: +0/-0

Xilinx VIVADO Beginner Course for FPGA Development in VHDL
h264, yuv420p, 1280x720|ENGLISH, aac, 48000 Hz, 2 channels | 5h 03 mn | 329.23 MB
Created by: Digitronix Nepal

Learn how to Create VHDL Design,Simulation Testbench & Implementation with Xilinx VIVADO & FPGA: from Basic to Advanced.

What you'll learn

Idea of VHDL Programming , VIVADO Design Methodology and Designing/Implementing Design in Zynq FPGA-ZedBoard
Use fundamental VHDL constructs to create simple designs. Understanding the Conditional Statements in VHDL.
Design Simulation testbench on VHDL and simulating the designs.
Design with structural design methodology on VHDL.
Designing Decoder, Adder, Register and Counter in VHDL and Implementing in ZedBoard
Implementing State Machine in VHDL; Designing/Implementing Sequence Detector

Requirements

Basic idea of VHDL
Idea of VIVADO Design Suit and Zynq 7000 Architecture
FPGA Design Methodology Basic
We have included all the basics of VHDL, VIVADO and Zynq in this Course, So No Worries!!!

Description

"Learn VIVADO Development from Basic to Intermediate Level!!!"

This Course is of VHDL Programming from Basic (logic gate design) to Advance Design (Structural Design and State Machine Design). After completing the course student will get idea of VHDL programming design methodology, VIVADO Design Flow, Zynq Architecture, Creating Simulation Testbench, Conditional Statements, Combinational Circuit Design with VHDl, Sequential Circuit Design, Structural Design in VHDL and State Machine Design in VHDL.

In each section we have included Lab session on VIVADO which have been implemented on Zynq Board (i.e ZedBoard) FPGA, so Student will get complete design skill on VHDL with VIVADO.

You guys can Learn the course while using ISE Design Suit.While VIVADO is successor of ISE so this Course and VHDL Design Methodology is same for ISE based design so do not scare about VIVADO because of it just a latest version of Design tool than ISE.
Who this course is for:

Electronics Engineering
Computer Science
Electrical Engineering
Robotics Enthusiast
Embedded System

Screenshots


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction