* Cantinho Satkeys

Refresh History
  • FELISCUNHA: Votosde um santo domingo para todo o auditório  4tj97u<z
    Hoje às 11:06
  • j.s.: bom fim de semana  49E09B4F
    23 de Novembro de 2024, 21:01
  • j.s.: try65hytr a todos
    23 de Novembro de 2024, 21:01
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana
    23 de Novembro de 2024, 12:27
  • JPratas: try65hytr A Todos  101yd91 k7y8j0
    22 de Novembro de 2024, 02:46
  • j.s.: try65hytr a todos  4tj97u<z 4tj97u<z
    21 de Novembro de 2024, 18:43
  • FELISCUNHA: dgtgtr  pessoal   49E09B4F
    20 de Novembro de 2024, 12:26
  • JPratas: try65hytr Pessoal  4tj97u<z classic k7y8j0
    19 de Novembro de 2024, 02:06
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    16 de Novembro de 2024, 11:11
  • j.s.: bom fim de semana  49E09B4F
    15 de Novembro de 2024, 17:29
  • j.s.: try65hytr a todos  4tj97u<z
    15 de Novembro de 2024, 17:29
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    15 de Novembro de 2024, 10:07
  • JPratas: try65hytr A Todos  4tj97u<z classic k7y8j0
    15 de Novembro de 2024, 03:53
  • FELISCUNHA: dgtgtr   49E09B4F
    12 de Novembro de 2024, 12:25
  • JPratas: try65hytr Pessoal  classic k7y8j0 yu7gh8
    12 de Novembro de 2024, 01:59
  • j.s.: try65hytr a todos  4tj97u<z
    11 de Novembro de 2024, 19:31
  • cereal killa: try65hytr pessoal  2dgh8i
    11 de Novembro de 2024, 18:16
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    09 de Novembro de 2024, 11:43
  • JPratas: try65hytr Pessoal  classic k7y8j0
    08 de Novembro de 2024, 01:42
  • j.s.: try65hytr a todos  49E09B4F
    07 de Novembro de 2024, 18:10

Autor Tópico: Vsd Intern - Dac Ip Design Using Sky130 Pdks - Part 1  (Lida 45 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Online mitsumi

  • Moderador Global
  • ***
  • Mensagens: 117505
  • Karma: +0/-0
Vsd Intern - Dac Ip Design Using Sky130 Pdks - Part 1
« em: 12 de Dezembro de 2022, 03:08 »


Last updated 5/2021
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 704.25 MB | Duration: 1h 45m

Overview of DAC Theory, Circuit and project flow

What you'll learn
Overview of DAC
Background and Principle of Operation
Implementation Aspects and Challenges
Evaluation Parameters
Expected Input Output Characteristics
Requirements
VSD - Circuit Design and SPICE simulations
VSD - Custom Layout
VSD Intern - Bandgap IP Design
Description
The webinar aims to design a 10-bit potentiometric Digital to Analog Converter using end-to-end Open-source EDA tools. The target is to design 10-bit potentiometric DAC with 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference using sky130nm technology node.In real world, most of the data available is in the form of analog in nature. We have two types of converters analog to digital converter and digital to analog converter. These two converting interfaces are essential to obtain the required operations of a processor to manipulate the data of digital electronic equipment and an analog electric equipment. Digital to Analog Converter (DAC) is a device that transforms digital data into an analog signal in order to interact with the real world. The digital signal is represented with a binary code, which is a combination of bits 0's and 1's. The digital data can be produced from a microprocessor, Field Programmable Gate Array (FPGA), or Application Specified Integrated Circuit (ASIC). There are two commonly used DAC conversions - Weighed resistors method and R-2R ladder network method. Applications of a DAC: audio amplifier, video encoder, display electronics, data acquisition systems, calibration, Digital potentiometer.This webinar will cover1) Overview of DACWhy DAC?Background and Principle of Operation.Implementation Aspects and Challenges.Evaluation Parameters.2) Project Design Specs and DAC CircuitCircuit BehaviourExpected Input Output Characteristics.3) Project Flow -Analog IP - Hands-onFlow of Steps for Analog IP design.Tools RequiredSetup of ToolsLibraries Requirede) Setup and linking Libraries.All the best and happy learning
Overview
Section 1: Introduction and DAC Overview
Lecture 1 Introduction To DAC Project And Applications
Lecture 2 Background And Principle Of Operation
Lecture 3 Reference Voltage Resolution And Linearity Aspects Of DAC
Lecture 4 Monotonicity, Settling Time And Speed Of DAC
Section 2: DAC Specs, Implementation Aspects and Challenges
Lecture 5 DAC Architectures, Applications, Decoding Method And Switching Network
Lecture 6 DAC Non-Linearity And Output Voltage Level Parameters
Lecture 7 DAC Interface Specs And Operating Modes
Lecture 8 DAC DNL and INL Specs
Section 3: 10-bit DAC Implementation strategy
Lecture 9 Fundamental DAC Circuit
Lecture 10 10-bit DAC Implementation Strategy - Divide And Conquer
Lecture 11 From 2-bit DAC to10-bit DAC
Section 4: Tool Setup steps
Lecture 12 Detailed Steps To Install Latest NGSpice From Scratch
Lecture 13 Detailed Steps To Install And Configure Magic With Sky130 PDKs
Lecture 14 Detailed Steps To Install And Configure Xshem With Sky130PDKs
Lecture 15 Simple Inverter Design Using Xschem And Sky130 Models to confirm tool install
Lecture 16 Simple Pre-Layout Simulation Steps Using NGSpice
Section 5: Conclusion
Lecture 17 Conclusion
Curious freshers looking to enter into analog and mixed-signal VLSI design,Beginner or Professional Physical Design Engineers looking to know more about IPs and Macros


Download link

rapidgator.net:
Citar
https://rapidgator.net/file/5186288f6da13fd0a5d624914cd85521/bfuns.Vsd.Intern..Dac.Ip.Design.Using.Sky130.Pdks..Part.1.rar.html

uploadgig.com:
Citar
https://uploadgig.com/file/download/0aa2bf52b1Ccabbd/bfuns.Vsd.Intern..Dac.Ip.Design.Using.Sky130.Pdks..Part.1.rar

nitroflare.com:
Citar
https://nitroflare.com/view/B7B6D9F008DE76D/bfuns.Vsd.Intern..Dac.Ip.Design.Using.Sky130.Pdks..Part.1.rar

1dl.net:
Citar
https://1dl.net/njge0i1y47yo/bfuns.Vsd.Intern..Dac.Ip.Design.Using.Sky130.Pdks..Part.1.rar