* Cantinho Satkeys

Refresh History
  • FELISCUNHA: Votosde um santo domingo para todo o auditório  4tj97u<z
    Hoje às 11:06
  • j.s.: bom fim de semana  49E09B4F
    23 de Novembro de 2024, 21:01
  • j.s.: try65hytr a todos
    23 de Novembro de 2024, 21:01
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana
    23 de Novembro de 2024, 12:27
  • JPratas: try65hytr A Todos  101yd91 k7y8j0
    22 de Novembro de 2024, 02:46
  • j.s.: try65hytr a todos  4tj97u<z 4tj97u<z
    21 de Novembro de 2024, 18:43
  • FELISCUNHA: dgtgtr  pessoal   49E09B4F
    20 de Novembro de 2024, 12:26
  • JPratas: try65hytr Pessoal  4tj97u<z classic k7y8j0
    19 de Novembro de 2024, 02:06
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    16 de Novembro de 2024, 11:11
  • j.s.: bom fim de semana  49E09B4F
    15 de Novembro de 2024, 17:29
  • j.s.: try65hytr a todos  4tj97u<z
    15 de Novembro de 2024, 17:29
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    15 de Novembro de 2024, 10:07
  • JPratas: try65hytr A Todos  4tj97u<z classic k7y8j0
    15 de Novembro de 2024, 03:53
  • FELISCUNHA: dgtgtr   49E09B4F
    12 de Novembro de 2024, 12:25
  • JPratas: try65hytr Pessoal  classic k7y8j0 yu7gh8
    12 de Novembro de 2024, 01:59
  • j.s.: try65hytr a todos  4tj97u<z
    11 de Novembro de 2024, 19:31
  • cereal killa: try65hytr pessoal  2dgh8i
    11 de Novembro de 2024, 18:16
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    09 de Novembro de 2024, 11:43
  • JPratas: try65hytr Pessoal  classic k7y8j0
    08 de Novembro de 2024, 01:42
  • j.s.: try65hytr a todos  49E09B4F
    07 de Novembro de 2024, 18:10

Autor Tópico: Xilinx Fpgas: Learning Through Labs Using Vhdl  (Lida 62 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Online mitsumi

  • Moderador Global
  • ***
  • Mensagens: 117505
  • Karma: +0/-0
Xilinx Fpgas: Learning Through Labs Using Vhdl
« em: 02 de Novembro de 2022, 16:27 »

Xilinx Fpgas: Learning Through Labs Using Vhdl
Last updated 5/2018
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 1.18 GB | Duration: 3h 25m

Grab your Basys 2, Basys 3, Arty, or ArtyZ-7 and get a hands on approach to learning all about your FPGA through labs

What you'll learn
Understand the design process for implementing a digital design onto a FPGA
Program a FPGA
Replicate all the labs demonstrated in this lab
Use the Xilinx development tools
Requirements
Purchase a Xilinx FPGA Development Board, we cover supported boards in the course
Basic understanding of binary notation
Basic understanding of hexadecimal notation
Basic understanding of logic gates
Basic understanding of VHDL
Description
Xilinx FPGAs: Learning Through Labs with VHDL teaches students digital design using the hands on approach. This course focuses on the actual VHDL implementation compared to the theory. The best most efficient way to learn VHDL is by actually writing and creating designs yourself. This courses includes 9 labs which include design for the following
BCD Display
Random Number Generator
Signed Multiplier
Barrel ShifterArithmetic Logic UnitTemperature SensorTilt SensorMicrophone InterfacePotentiometer Interface
This course is structured such that each section contains a specific topic that is briefly discussed and then you will be given a design to start with to complete the lab. All the completed code solutions for each project will be available for download as a resource. Each section will contain a setup lecture that explains how to setup the lab. There is also a demonstration video given as a reference for a working design.
Overview
Section 1: Introduction to the Course
Lecture 1 Introduction
Lecture 2 Course Structure
Lecture 3 Lab Materials
Lecture 4 FPGA Boards Covered in this Course
Lecture 5 Which FPGA Board Are You Using?
Lecture 6 Where should you buy your FPGA board?
Lecture 7 Quick Tip for This Course Style
Section 2: Lab 1 - BCD Display
Lecture 8 BCD Display Explained
Lecture 9 BCD Display Assignment
Lecture 10 BCD Display Lab Setup
Lecture 11 BCD Display Design Guide
Lecture 12 Arty Board - BCD Display Demonstration
Lecture 13 Arty Z7 Board - BCD Display Demonstration
Lecture 14 Basys 3 Board - BCD Display Demonstration
Lecture 15 Basys 2 Board - BCD Display Demonstration
Section 3: Lab 2 - Linear Feedback Shift Register
Lecture 16 Linear Feedback Shift Register Explained
Lecture 17 Linear Feedback Shift register Assignment
Lecture 18 Linear Feedback Shift Register Lab Setup
Lecture 19 Arty Board - LFSR Demonstration
Lecture 20 Arty Z7 Board - LFSR Demonstration
Lecture 21 Basys 3 Board - LFSR Demonstration
Lecture 22 Basys 2 Board - LFSR Demonstration
Section 4: Lab 3 - Booth's Algorithm
Lecture 23 Booth's Algorithm Explained
Lecture 24 Booths Algorithm Assignment
Lecture 25 Booth's Algorithm Lab Setup
Lecture 26 Arty Board - Booth's Algorithm Demonstration
Lecture 27 Arty Z7 Board - Booth's Algorithm Demonstration
Lecture 28 Basys 3 Board - Booth's Algorithm Demonstration
Lecture 29 Basys 2 Board - Booth's Algorithm Demonstration
Section 5: Lab 4 - Barrel Shifter
Lecture 30 Barrel Shifter Explained
Lecture 31 Barrel Shifter Assignment
Lecture 32 Barrel Shifter Lab Setup
Lecture 33 Arty Board - Barrel Shifter Demonstration
Lecture 34 Arty Z7 Board - Barrel Shifter Demonstration
Lecture 35 Basys 3 Board - Barrel Shifter Demonstration
Lecture 36 Basys 2 Board - Barrel Shifter Demonstration
Section 6: Lab 5 - ALU (Arithmetic Logic Unit)
Lecture 37 ALU (Arithmetic Logic Unit) Explained
Lecture 38 Arithmetic Logic Unit Assignment
Lecture 39 ALU Lab Setup
Lecture 40 Arty Board - ALU Demonstration
Lecture 41 Arty Z7 Board - ALU Demonstration
Lecture 42 Basys 3 Board - ALU Demonstration
Lecture 43 Basys 2 Board - ALU Demonstration
Section 7: Lab 6 - Temperature Sensor Interface
Lecture 44 Temperature Sensor Interface Explained
Lecture 45 Temperature Sensor Assignment
Lecture 46 Temperature Sensor Lab Setup
Lecture 47 Arty Board - Temperature Sensor Interface Demonstration
Lecture 48 Arty Z7 Board - Temperature Sensor Interface Demonstration
Lecture 49 Basys 3 Board - Temperature Sensor Interface Demonstration
Lecture 50 Basys 2 Board - Temperature Sensor Interface Demonstration
Section 8: Lab 7 - Tilt Sensor Interface
Lecture 51 Tilt Sensor Interface Explained
Lecture 52 Tilt Sensor Assignment
Lecture 53 Tilt Sensor Lab Setup
Lecture 54 Arty Board - Tilt Sensor Interface Demonstration
Lecture 55 Arty Z7 Board - Tilt Sensor Interface Demonstration
Lecture 56 Basys 3 Board - Tilt Sensor Interface Demonstration
Lecture 57 Basys 2 Board - Tilt Sensor Demonstration
Section 9: Lab 8 - Microphone Interface
Lecture 58 Microphone Interface Explained
Lecture 59 Microphone Interface Assignment
Lecture 60 Microphone Interface Lab Setup
Lecture 61 Arty Board - Microphone Interface Demonstration
Lecture 62 Arty Z7 Board - Microphone Interface Demonstration
Lecture 63 Basys 3 Board - Microphone Interface Demonstration
Lecture 64 Basys 2 Board - Microphone Interface Demonstration
Section 10: Lab 9 - Potentiometer Interface
Lecture 65 Potentiometer Interface Explained
Lecture 66 Potentiometer Interface Assignment
Lecture 67 Potentiometer Interface Lab Setup
Lecture 68 Arty Board - Potentiometer Interface Demonstration
Lecture 69 Arty Z7 Board - Potentiometer Interface Demonstration
Lecture 70 Basys 3 Board - Potentiometer Interface Demonstration
Lecture 71 Basys 2 Board - Potentiometer Interface Demonstration
Section 11: Lecture Explained Notes
Lecture 72 ALU (Arithmetic Logic Unit) Explained Notes
Lecture 73 Barrel Shifter Explained Notes
Lecture 74 BCD Display Explained Notes
Lecture 75 Booth's Algorithm Explained Notes
Lecture 76 LCD Design Interface Explained Notes
Lecture 77 Linear Feedback Shift Register Explained Notes
Lecture 78 Microphone Interface Explained Notes
Lecture 79 Potentiometer Interface Explained Notes
Lecture 80 Temperature Sensor Interface Explained Notes
Lecture 81 Tilt Sensor Interface Explained Notes
Section 12: Example Section
Lecture 82 8-Bit ALU in VHDL Example
Lecture 83 16-Bit ALU in VHDL Example
Lecture 84 Display Decoder Example
Lecture 85 Booth's Algorithm Example and Link
Lecture 86 LCD 90s vs Today Example
Section 13: Conclusion
Lecture 87 Conclusion
Engineering Students,Engineering Managers,Digital Logic Enthusists,Individuals pursuing Electrical Engineering,Anyone who wants to learn more about VHDL,Anyone who wants to take it for fun!


Download link

rapidgator.net:
Citar
https://rapidgator.net/file/6a8f57f60335f8146b27df298ffab8af/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part1.rar.html
https://rapidgator.net/file/791e33bbc5b01597ccaa75fa8931e08e/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part2.rar.html

uploadgig.com:
Citar
https://uploadgig.com/file/download/f5e50279a542abB3/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part1.rar
https://uploadgig.com/file/download/e1f43Ff0ebd1f033/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part2.rar

nitroflare.com:
Citar
https://nitroflare.com/view/3249542B304FFAC/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part1.rar
https://nitroflare.com/view/C70F0CEF2E4C360/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part2.rar

1dl.net:
Citar
https://1dl.net/odmxj89rf9kb/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part1.rar.html
https://1dl.net/v7590rsvzjbh/zyguk.Xilinx.Fpgas.Learning.Through.Labs.Using.Vhdl.part2.rar.html