* Cantinho Satkeys

Refresh History
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    26 de Agosto de 2026, 10:51
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0 classic
    25 de Agosto de 2026, 04:05
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    21 de Agosto de 2026, 11:28
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0 classic
    21 de Agosto de 2026, 05:22
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0 43e5r6
    17 de Agosto de 2026, 04:09
  • j.s.: dgtgtr a todos  49E09B4F
    15 de Agosto de 2026, 15:07
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    15 de Agosto de 2026, 11:45
  • Alberto: Revistas
    15 de Agosto de 2026, 05:32
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0
    14 de Agosto de 2026, 05:05
  • j.s.: try65hytr try65hytr a todos  49E09B4F 49E09B4F
    11 de Agosto de 2026, 20:26
  • JP: try65hytr Pessoal 2dgh8i k7y8j0 r4v8p
    11 de Agosto de 2026, 04:30
  • FELISCUNHA: ghyt74   4tj97u<z  votos de um santo domingo para todo o auditório  101041
    09 de Agosto de 2026, 11:37
  • cereal killa: ghyt74 e bom fim de semana com muita chupadelas  r4v8p p0i8l
    08 de Agosto de 2026, 11:35
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana   4tj97u<z
    07 de Agosto de 2026, 11:56
  • JP: try65hytr Pessoal  2dgh8i k7y8j0 43e5r6
    07 de Agosto de 2026, 05:31
  • j.s.: dgtgtr a todos  49E09B4F 49E09B4F
    05 de Agosto de 2026, 13:50
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    05 de Agosto de 2026, 11:22
  • JP: dgtgtr Pessoal  4tj97u<z 2dgh8i k7y8j0
    03 de Agosto de 2026, 18:43
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana  4tj97u<z
    01 de Agosto de 2026, 12:21
  • JP: try65hytr A Todos  4tj97u<z 2dgh8i k7y8j0 yu7gh8
    31 de Julho de 2026, 05:35

Autor Tópico: Xilinx VIVADO Beginner Course for FPGA Development in VHDL  (Lida 533 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Offline mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 134902
  • Karma: +0/-0

Xilinx VIVADO Beginner Course for FPGA Development in VHDL
h264, yuv420p, 1280x720|ENGLISH, aac, 48000 Hz, 2 channels | 5h 03 mn | 329.23 MB
Created by: Digitronix Nepal

Learn how to Create VHDL Design,Simulation Testbench & Implementation with Xilinx VIVADO & FPGA: from Basic to Advanced.

What you'll learn

Idea of VHDL Programming , VIVADO Design Methodology and Designing/Implementing Design in Zynq FPGA-ZedBoard
Use fundamental VHDL constructs to create simple designs. Understanding the Conditional Statements in VHDL.
Design Simulation testbench on VHDL and simulating the designs.
Design with structural design methodology on VHDL.
Designing Decoder, Adder, Register and Counter in VHDL and Implementing in ZedBoard
Implementing State Machine in VHDL; Designing/Implementing Sequence Detector

Requirements

Basic idea of VHDL
Idea of VIVADO Design Suit and Zynq 7000 Architecture
FPGA Design Methodology Basic
We have included all the basics of VHDL, VIVADO and Zynq in this Course, So No Worries!!!

Description

"Learn VIVADO Development from Basic to Intermediate Level!!!"

This Course is of VHDL Programming from Basic (logic gate design) to Advance Design (Structural Design and State Machine Design). After completing the course student will get idea of VHDL programming design methodology, VIVADO Design Flow, Zynq Architecture, Creating Simulation Testbench, Conditional Statements, Combinational Circuit Design with VHDl, Sequential Circuit Design, Structural Design in VHDL and State Machine Design in VHDL.

In each section we have included Lab session on VIVADO which have been implemented on Zynq Board (i.e ZedBoard) FPGA, so Student will get complete design skill on VHDL with VIVADO.

You guys can Learn the course while using ISE Design Suit.While VIVADO is successor of ISE so this Course and VHDL Design Methodology is same for ISE based design so do not scare about VIVADO because of it just a latest version of Design tool than ISE.
Who this course is for:

Electronics Engineering
Computer Science
Electrical Engineering
Robotics Enthusiast
Embedded System

Screenshots


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction