* Cantinho Satkeys

Refresh History
  • yaro-82: 1994
    07 de Setembro de 2025, 16:49
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  43e5r6
    07 de Setembro de 2025, 10:52
  • j.s.: tenham um excelente fim de semana  49E09B4F
    06 de Setembro de 2025, 17:07
  • j.s.: dgtgtr a todos  4tj97u<z
    06 de Setembro de 2025, 17:07
  • FELISCUNHA: Boa tarde pessoal  49E09B4F bom fim de semana  htg6454y
    05 de Setembro de 2025, 14:53
  • JPratas: try65hytr A Todos  4tj97u<z classic k7y8j0
    05 de Setembro de 2025, 03:10
  • cereal killa: dgtgtr pessoal  4tj97u<z
    03 de Setembro de 2025, 15:26
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    01 de Setembro de 2025, 11:36
  • j.s.: de regresso a casa  535reqef34
    31 de Agosto de 2025, 20:21
  • j.s.: try65hytr a todos  4tj97u<z
    31 de Agosto de 2025, 20:21
  • FELISCUNHA: ghyt74   49E09B4e bom fim de semana  4tj97u<z
    30 de Agosto de 2025, 11:48
  • henrike: try65hytr     k7y8j0
    29 de Agosto de 2025, 21:52
  • JPratas: try65hytr Pessoal 4tj97u<z 2dgh8i classic k7y8j0
    29 de Agosto de 2025, 03:57
  • cereal killa: dgtgtr pessoal  2dgh8i
    27 de Agosto de 2025, 12:28
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  4tj97u<z
    24 de Agosto de 2025, 11:26
  • janstu10: reed
    24 de Agosto de 2025, 10:52
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    23 de Agosto de 2025, 12:03
  • joca34: cd Vem dançar Kuduro Summer 2025
    22 de Agosto de 2025, 23:07
  • joca34: cd Kizomba Mix 2025
    22 de Agosto de 2025, 23:06
  • JPratas: try65hytr A Todos e Boas Férias 4tj97u<z htg6454y k7y8j0
    22 de Agosto de 2025, 04:22

Autor Tópico: Spi Interface In An Fpga In Vhdl And Verilog  (Lida 72 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Offline mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 124987
  • Karma: +0/-0
Spi Interface In An Fpga In Vhdl And Verilog
« em: 12 de Dezembro de 2022, 03:06 »


Last updated 4/2019
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 2.27 GB | Duration: 1h 52m

Become an expert at SPI communication, get working code with this course!

What you'll learn
Basics of Serial Peripheral Interface (SPI)
VHDL and Verilog FPGA working code of SPI interface
Testbench (code simulations)
Ambient Light Sensor application of SPI using an Analog to Digital Converter (ADC)
Requirements
Basic familiarity with FPGAs
Experience with EITHER Verilog or VHDL, I do both!
Description
This course will take you through the basics of SPI communication. I will explain how the interface works, what each signal does, and talk about how master to slave communication is possible. I then go through both the VHDL and Verilog code for an SPI Master controller and show how to communicate with a peripheral device.
Overview
Section 1: Introduction
Lecture 1 Introduction to the Course
Lecture 2 Basics of SPI
Lecture 3 Hardware Used in This Course
Section 2: SPI in VHDL
Lecture 4 SPI Master in VHDL
Lecture 5 SPI Master Testbench in VHDL
Lecture 6 Addition of Chip-Select in VHDL
Lecture 7 Testbench with Chip-Select in VHDL
Section 3: SPI in Verilog
Lecture 8 SPI Master in Verilog
Lecture 9 SPI Master Testbench in Verilog
Lecture 10 Addition of Chip-Select in Verilog
Lecture 11 Testbench with Chip-Select in Verilog
Section 4: PROJECT - Ambient Light Sensor using SPI!
Lecture 12 Project - Ambient Light Sensor in Verilog
Section 5: List of Resources
Lecture 13 List of Resources
Any level FPGA engineer looking to learn about SPI


Download link

rapidgator.net:
Citar
https://rapidgator.net/file/ee02e67d7c7643fcb4256d137abcc65e/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar.html
https://rapidgator.net/file/f2d0bd16921b1d97e65b17d4dfc11aca/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar.html
https://rapidgator.net/file/5c823dd11012ada1e673d3f484949041/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar.html

uploadgig.com:
Citar
https://uploadgig.com/file/download/9c181292B405e1de/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar
https://uploadgig.com/file/download/3d29ceaaEDd0e533/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar
https://uploadgig.com/file/download/d9A0939adbd69b99/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar

nitroflare.com:
Citar
https://nitroflare.com/view/B90470B5795FE7C/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar
https://nitroflare.com/view/87ACD36C917240D/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar
https://nitroflare.com/view/4A3183CCBD571F8/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar

1dl.net:
Citar
https://1dl.net/y7z9hkreui4m/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar
https://1dl.net/i7wzlslyoisf/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar
https://1dl.net/kwqitvfub4r7/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar