* Cantinho Satkeys

Refresh History
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana   4tj97u<z
    Hoje às 11:36
  • j.s.: tenham um excelente fim de semana  4tj97u<z
    15 de Maio de 2026, 20:53
  • j.s.: try65hytr a todos  49E09B4F
    15 de Maio de 2026, 20:52
  • JP: try65hytr Pessoal 4tj97u<z 2dgh8i k7y8j0 yu7gh8
    15 de Maio de 2026, 05:52
  • FELISCUNHA: ghyt74 pessoal   4tj97u<z
    14 de Maio de 2026, 11:31
  • cereal killa: try65hytr pessoal  49E09B4F 2dgh8i
    13 de Maio de 2026, 21:15
  • nsama71: uhf
    11 de Maio de 2026, 05:57
  • FELISCUNHA: ghyt74  votos de um santo domingo para todo o auditório  4tj97u<z
    10 de Maio de 2026, 11:02
  • j.s.: bom fim de semana   4tj97u<z
    09 de Maio de 2026, 20:41
  • j.s.: try65hytr a todos  49E09B4F 49E09B4F
    09 de Maio de 2026, 20:41
  • FELISCUNHA: ghyt74  Pessoal  49E09B4F
    08 de Maio de 2026, 11:39
  • JP: try65hytr A Todos  4tj97u<z 2dgh8i k7y8j0 yu7gh8
    08 de Maio de 2026, 05:50
  • JP: try65hytr Pessoal  4tj97u<z 2dgh8i k7y8j0
    07 de Maio de 2026, 05:23
  • j.s.: dgtgtr a todos  49E09B4F 49E09B4F
    05 de Maio de 2026, 16:34
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    04 de Maio de 2026, 11:28
  • cereal killa: forever   2Slb& 2Slb&
    03 de Maio de 2026, 22:19
  • henrike: 2Slb&
    03 de Maio de 2026, 14:17
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  4Fcp&
    03 de Maio de 2026, 11:23
  • cereal killa: dgtgtr pessoal  wwd46l0' 4tj97u<z
    01 de Maio de 2026, 12:22
  • JP: try65hytr A Todos  4tj97u<z classic 2dgh8i k7y8j0
    01 de Maio de 2026, 05:05

Autor Tópico: FPGA Sort Algorithm 01  (Lida 254 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Offline mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 132140
  • Karma: +0/-0
FPGA Sort Algorithm 01
« em: 08 de Julho de 2021, 11:47 »

MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz, 2 Ch
Genre: eLearning | Language: English + srt | Duration: 18 lectures (2h 24m) | Size: 589 MB
Bubble Sort, Selection Sort and Insertion Sort

What you'll learn:
FPGA Sort Algorithm

Requirements
People who are interested in FPGA

Description
This series of lessons will focus on the FPGA sort algorithm introduction, verilog coding and simulation. It includes bubble sort , selection sort and insertion sort three parts:

(1) Bubble Sort:

Bubble sort, sometimes referred to as sinking sort, is a simple sorting algorithm that repeatedly steps through the list, compares adjacent elements and swaps them if they are in the wrong order. The pass through the list is repeated until the list is sorted. The algorithm, which is a comparison sort, is named for the way smaller or larger elements "bubble" to the top of the list. This bubble sort is a very classic sort algorithm. It is often used in the job interview. It is also a good way to practice the verilog coding skill;

(2) Selection Sort:

The algorithm divides the input list into two parts: a sorted sublist of items which is built up from left to right at the front (left) of the list and a sublist of the remaining unsorted items that occupy the rest of the list. Initially, the sorted sublist is empty and the unsorted sublist is the entire input list. The algorithm proceeds by finding the smallest (or largest, depending on sorting order) element in the unsorted sublist, exchanging (swapping) it with the leftmost unsorted element (putting it in sorted order), and moving the sublist boundaries one element to the right.

(3) Insertion Sort:

Insertion sort iterates, consuming one input element each repetition, and grows a sorted output list. At each iteration, insertion sort removes one element from the input data, finds the location it belongs within the sorted list, and inserts it there. It repeats until no input elements remain.

Who this course is for
People who are interested in FPGA and Sort Algorithm


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction