* Cantinho Satkeys

Refresh History
  • JPratas: try65hytr Pessoal  4tj97u<z 2dgh8i k7y8j0 yu7gh8
    Hoje às 05:50
  • j.s.: try65hytr a todos  49E09B4F
    24 de Março de 2026, 18:55
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  49E09B4F
    22 de Março de 2026, 11:36
  • j.s.: tenham um ex celente fim de semana  4tj97u<z 4tj97u<z
    20 de Março de 2026, 18:34
  • j.s.: dgtgtr a todos  49E09B4F
    20 de Março de 2026, 18:34
  • FELISCUNHA: ghyt74  pessoal   4tj97u<z
    19 de Março de 2026, 11:14
  • j.s.: try65hytr a todos  49E09B4F
    16 de Março de 2026, 19:20
  • FELISCUNHA: ghyt74  e bom fim de semana  4tj97u<z
    14 de Março de 2026, 11:15
  • JPratas: try65hytr Pessoal  4tj97u<z 2dgh8i k7y8j0 yu7gh8
    13 de Março de 2026, 05:26
  • FELISCUNHA: ghyt74  pessoal   4tj97u<z
    10 de Março de 2026, 11:00
  • j.s.: dgtgtr a todos  49E09B4F 49E09B4F
    09 de Março de 2026, 17:12
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    07 de Março de 2026, 11:37
  • JPratas: try65hytr Pessoal  4tj97u<z 2dgh8i k7y8j0 yu7gh8
    06 de Março de 2026, 05:31
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    04 de Março de 2026, 10:47
  • Kool.king1: french
    02 de Março de 2026, 22:47
  • j.s.: dgtgtr a todos  49E09B4F
    01 de Março de 2026, 16:54
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  101041
    01 de Março de 2026, 10:42
  • cereal killa: try65hytr pessoal e bom fim semana de solinho  535reqef34 r4v8p
    28 de Fevereiro de 2026, 20:31
  • FELISCUNHA: ghyt74  Pessoal   4tj97u<z
    27 de Fevereiro de 2026, 10:51
  • JPratas: try65hytr Pessoal  4tj97u<z 2dgh8i k7y8j0 classic
    27 de Fevereiro de 2026, 04:57

Autor Tópico: Designing a Processor with VHDL and Xilinx Vivado  (Lida 255 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Online mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 130689
  • Karma: +0/-0
Designing a Processor with VHDL and Xilinx Vivado
« em: 30 de Maio de 2021, 15:39 »

MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz, 2 Ch
Genre: eLearning | Language: English + srt | Duration: 57 lectures (5h 30m) | Size: 1.43 GB
Step by Step Guide from Scratch

What you'll learn:
Startegies to implement VHDL based CPU
Buliding Custom Intruction Set to meet resource utilizations
Strategies to add Program and Data Memory inside Processor
Strategies to add Jump and Branching Instructions inside Processor
Strategies to include Register, Direct and Immediate addressing modes to processor
Crafting your own processor from Scratch similar to Popular Intel 8051 architecture

Requirements
Fundamentals of Digital Electronics

Description
Most of the 21st-century applications require powerful hardware but also along with the centralized controller allowing the development of complex algorithms. As we enter into the AI or Cloud-based devices and as systems complexity is growing daily, the need for incorporating multiple processor instances becomes mandatory as we progress in the AI era. Zynq and Microblaze are two popular alternatives that exist in the market suitable for almost any application requirements. The requirements of using Multiple instances of Processor viz. Multiple instances of Microblaze soft processor or using a hard processor such as Zynq Processor along with single or multiple instances of Microblazer become necessary to independently handle both Data processing and control requirements. The fundamental challenge of incorporating multiple instances of Soft processors like Microblaze is the number of resources consumed for implementing Microblaze on the FPGA. Since FPGA consists of a limited amount of the FPGA resources, hardware and Software partition plays a prominent role in building complex systems. Another popular alternative approach followed by Embedded Engineers to build a Custom CPU / Processor with the only required functionality thereby saving a large amount of the resources as compared to adding Microblaze instance. The course will discuss all the fundamentals required to build a simple processor/ CPU with VHDL and strategies to test its functionality. After completing this course, you will understand all the necessary skills required to build Complex CPU architecture to meet requirements. Best wishes for crafting your own processor.

Who this course is for
Anyone Interested to build Custom CPU on FPGA for Load Sharing


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction