* Cantinho Satkeys

Refresh History
  • FELISCUNHA: Votosde um santo domingo para todo o auditório  4tj97u<z
    Hoje às 11:06
  • j.s.: bom fim de semana  49E09B4F
    23 de Novembro de 2024, 21:01
  • j.s.: try65hytr a todos
    23 de Novembro de 2024, 21:01
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana
    23 de Novembro de 2024, 12:27
  • JPratas: try65hytr A Todos  101yd91 k7y8j0
    22 de Novembro de 2024, 02:46
  • j.s.: try65hytr a todos  4tj97u<z 4tj97u<z
    21 de Novembro de 2024, 18:43
  • FELISCUNHA: dgtgtr  pessoal   49E09B4F
    20 de Novembro de 2024, 12:26
  • JPratas: try65hytr Pessoal  4tj97u<z classic k7y8j0
    19 de Novembro de 2024, 02:06
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    16 de Novembro de 2024, 11:11
  • j.s.: bom fim de semana  49E09B4F
    15 de Novembro de 2024, 17:29
  • j.s.: try65hytr a todos  4tj97u<z
    15 de Novembro de 2024, 17:29
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    15 de Novembro de 2024, 10:07
  • JPratas: try65hytr A Todos  4tj97u<z classic k7y8j0
    15 de Novembro de 2024, 03:53
  • FELISCUNHA: dgtgtr   49E09B4F
    12 de Novembro de 2024, 12:25
  • JPratas: try65hytr Pessoal  classic k7y8j0 yu7gh8
    12 de Novembro de 2024, 01:59
  • j.s.: try65hytr a todos  4tj97u<z
    11 de Novembro de 2024, 19:31
  • cereal killa: try65hytr pessoal  2dgh8i
    11 de Novembro de 2024, 18:16
  • FELISCUNHA: ghyt74   49E09B4F  e bom fim de semana  4tj97u<z
    09 de Novembro de 2024, 11:43
  • JPratas: try65hytr Pessoal  classic k7y8j0
    08 de Novembro de 2024, 01:42
  • j.s.: try65hytr a todos  49E09B4F
    07 de Novembro de 2024, 18:10

Autor Tópico: Spi Interface In An Fpga In Vhdl And Verilog  (Lida 43 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Online mitsumi

  • Moderador Global
  • ***
  • Mensagens: 117505
  • Karma: +0/-0
Spi Interface In An Fpga In Vhdl And Verilog
« em: 12 de Dezembro de 2022, 03:06 »


Last updated 4/2019
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 2.27 GB | Duration: 1h 52m

Become an expert at SPI communication, get working code with this course!

What you'll learn
Basics of Serial Peripheral Interface (SPI)
VHDL and Verilog FPGA working code of SPI interface
Testbench (code simulations)
Ambient Light Sensor application of SPI using an Analog to Digital Converter (ADC)
Requirements
Basic familiarity with FPGAs
Experience with EITHER Verilog or VHDL, I do both!
Description
This course will take you through the basics of SPI communication. I will explain how the interface works, what each signal does, and talk about how master to slave communication is possible. I then go through both the VHDL and Verilog code for an SPI Master controller and show how to communicate with a peripheral device.
Overview
Section 1: Introduction
Lecture 1 Introduction to the Course
Lecture 2 Basics of SPI
Lecture 3 Hardware Used in This Course
Section 2: SPI in VHDL
Lecture 4 SPI Master in VHDL
Lecture 5 SPI Master Testbench in VHDL
Lecture 6 Addition of Chip-Select in VHDL
Lecture 7 Testbench with Chip-Select in VHDL
Section 3: SPI in Verilog
Lecture 8 SPI Master in Verilog
Lecture 9 SPI Master Testbench in Verilog
Lecture 10 Addition of Chip-Select in Verilog
Lecture 11 Testbench with Chip-Select in Verilog
Section 4: PROJECT - Ambient Light Sensor using SPI!
Lecture 12 Project - Ambient Light Sensor in Verilog
Section 5: List of Resources
Lecture 13 List of Resources
Any level FPGA engineer looking to learn about SPI


Download link

rapidgator.net:
Citar
https://rapidgator.net/file/ee02e67d7c7643fcb4256d137abcc65e/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar.html
https://rapidgator.net/file/f2d0bd16921b1d97e65b17d4dfc11aca/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar.html
https://rapidgator.net/file/5c823dd11012ada1e673d3f484949041/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar.html

uploadgig.com:
Citar
https://uploadgig.com/file/download/9c181292B405e1de/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar
https://uploadgig.com/file/download/3d29ceaaEDd0e533/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar
https://uploadgig.com/file/download/d9A0939adbd69b99/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar

nitroflare.com:
Citar
https://nitroflare.com/view/B90470B5795FE7C/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar
https://nitroflare.com/view/87ACD36C917240D/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar
https://nitroflare.com/view/4A3183CCBD571F8/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar

1dl.net:
Citar
https://1dl.net/y7z9hkreui4m/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part1.rar
https://1dl.net/i7wzlslyoisf/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part2.rar
https://1dl.net/kwqitvfub4r7/cbixr.Spi.Interface.In.An.Fpga.In.Vhdl.And.Verilog.part3.rar