* Cantinho Satkeys

Refresh History
  • FELISCUNHA: Votos de um santo domingo para todo o auditório  4tj97u<z
    08 de Fevereiro de 2026, 11:39
  • j.s.: tenham um bom fim de semana,   49E09B4F 49E09B4F
    07 de Fevereiro de 2026, 14:31
  • j.s.: dgtgtr a todos  49E09B4F
    07 de Fevereiro de 2026, 14:30
  • FELISCUNHA: ghyt74  pessoall 49E09B4F
    06 de Fevereiro de 2026, 12:00
  • JPratas: try65hytr A Todos  4tj97u<z  2dgh8i k7y8j0 classic
    06 de Fevereiro de 2026, 05:17
  • joca34: ola amigos alguem tem este cd Ti Maria da Peida -  Mãe negra
    05 de Fevereiro de 2026, 16:09
  • FELISCUNHA: ghyt74  pessoal   49E09B4F
    03 de Fevereiro de 2026, 11:46
  • Robi80g: CIAO A TUTTI
    03 de Fevereiro de 2026, 10:53
  • Robi80g: THE SWAP FILM WALT DISNEY
    03 de Fevereiro de 2026, 10:50
  • Robi80g: SWAP
    03 de Fevereiro de 2026, 10:50
  • j.s.: dgtgtr a todos  49E09B4F
    02 de Fevereiro de 2026, 16:50
  • FELISCUNHA: ghyt74  pessoal   4tj97u<z
    02 de Fevereiro de 2026, 11:41
  • j.s.: try65hytr a todos  49E09B4F
    29 de Janeiro de 2026, 21:01
  • FELISCUNHA: ghyt74  pessoal  4tj97u<z
    26 de Janeiro de 2026, 11:00
  • espioca: avast vpn
    26 de Janeiro de 2026, 06:27
  • j.s.: dgtgtr  todos  49E09B4F
    25 de Janeiro de 2026, 15:36
  • Radio TugaNet: Bom Dia Gente Boa
    25 de Janeiro de 2026, 10:18
  • FELISCUNHA: dgtgtr   49E09B4F  e bom fim de semana  4tj97u<z
    24 de Janeiro de 2026, 12:15
  • Cocanate: J]a esta no Forun
    24 de Janeiro de 2026, 01:54
  • Cocanate: Eu tenho
    24 de Janeiro de 2026, 01:46

Autor Tópico: FPGA Design with MATLAB & Simulink  (Lida 194 vezes)

0 Membros e 1 Visitante estão a ver este tópico.

Offline mitsumi

  • Sub-Administrador
  • ****
  • Mensagens: 129146
  • Karma: +0/-0
FPGA Design with MATLAB & Simulink
« em: 28 de Julho de 2021, 10:02 »
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz
Language: English | Size: 768 MB | Duration: 2h 52m

What you'll learn
FPGA Development with Matlab and Simulink Tool.
Creating Projects with System Generator and HDL coder
Implementing FIR and IIR Filter on FPGA from System Generator
Implementation of OFDM modulation on FPGA
Zynq FPGA Design with Matlab/Simulink (System Generator)
LMS filter design with HDL coder from Matlab
Requirements
Basic Idea of Matlab and Simulink
FPGA Design Basics
Idea of FPGA Design with Xilinx ISE and VIVADO
Idea of Hardware Description Language
Description
This Course will let you know about "How to Design FPGA based Signal Processing Projects on MATLAB/Simulink".

This course is on Designing FPGA based Signal Processing Projects with MATLAB/Simulink and FPGA Design Tool (Xilinx VIVADO/ISE), we are going to use Xilinx System Generator (interface between MATLAB/Simulink and VIVADO/ISE) and HDL Coder. From this two tools we can design our projects on traditional MATLAB/Sumilink design flow; using Blocks and integrating blocks in Simulink or using MATLAB codes and finally converting this two types of design in to HDL or into Bitstream so we can program FPGA from MATLAB/Simulink or VIVADO/ISE.

We have session on FIR,IIR, LMS Filter Design and OFDM Modulation algorithm implementation on FPGA.

MATLAB & Simulink are the best tools for Signal Processing Projects, while FPGA are best hardware platform for such type of Signal Processing Projects cause of it's flexibility and processing capabilities.

Who this course is for:
Engineering Enthusiast
Computer Science
FPGA Design Enthusiast

Screenshots


Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction