Satkeys

PORTA DE ENTRADA => Tutoriais de Aprendizagem => Tópico iniciado por: mitsumi em 14 de Agosto de 2019, 13:39

Título: IC Design Process A Beginner's Overview to VLSI Technology
Enviado por: mitsumi em 14 de Agosto de 2019, 13:39
(http://www.hostpic.org/images/1908141242320115.jpg)
IC Design Process: A Beginner's Overview to VLSI Technology
MP4 | Video: AVC 1280x720 | Audio: AAC 44KHz 2ch | Duration: 36M | 190 MB
Genre: eLearning | Language: English

Simplified VLSI: SoC Design/ Verification 0: End to end story of IC Manufacturing for Systemverilog/Verilog/HDL starter

This is a beginner level course.

When anybody start learning a hardware description language such as Systemverilog or VHDL, the most common problem they could face is, in 'connecting' what they write in their program to the actual 'circuit' that get produced in the Silicon. This is a course designed to simplify this problem by connecting together the pieces of information scattered throughout RTL design, functional verification, synthesis, physical design and manufacturing in VLSI technology.
     
(http://www.hostpic.org/images/1908141242340107.jpg)
               
 
Download link:
Só visivel para registados e com resposta ao tópico.

Only visible to registered and with a reply to the topic.

Links are Interchangeable - No Password - Single Extraction